Abstract-In this paper, efficient LDPC block-code decoders/simulators which run on graphics processing units (GPUs) are proposed. We also implement the decoder for the LDPC convolutional code (LDPCCC). The LDPCCC is derived from a predesigned quasi-cyclic LDPC block code with good error performance. Compared to the decoder based on the randomly constructed LDPCCC code, the complexity of the proposed LDPCCC decoder is reduced due to the periodicity of the derived LDPCCC and the properties of the quasicyclic structure. In our proposed decoder architecture, À (À is a multiple of a warp) codewords are decoded together, and hence, the messages of À codewords are also processed together. Since all the À codewords share the same Tanner graph, messages of the À distinct codewords corresponding to the same edge can be grouped into one package and stored linearly. By optimizing the data structures of the messages used in the decoding process, both the read and write processes can be performed in a highly parallel manner by the GPUs. In addition, a thread hierarchy minimizing the divergence of the threads is deployed, and it can maximize the efficiency of the parallel execution. With the use of a large number of cores in the GPU to perform the simple computations simultaneously, our GPU-based LDPC decoder can obtain hundreds of times speedup compared with a serial CPU-based simulator and over 40 times speedup compared with an eight-thread CPU-based simulator.
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INTRODUCTION
L OW-DENSITY parity-check (LDPC) codes were invented by Gallager [1] but had been ignored for years until Mackay rediscovered them [2] . They have attracted much attention recently because they can achieve excellent error correcting performance based on the belief propagation (BP) decoding algorithm.
However, the BP decoding algorithm requires intensive computations. For applications like optical communication [3] , [4] , which requires BERs down to 10 À15 , using CPUbased programs to simulate the LDPC decoder is impractical. Fortunately, the decoding algorithm possesses a highdata-parallelism feature, i.e., the data used in the decoding process are manipulated in a very similar manner and can be processed separately from one another. Thus, practical decoders with low latency and high throughput can be implemented with dedicated hardware such as fieldprogrammable gate arrays (FPGAs) or application-specific integrated circuits (ASICs) [5] , [6] , [7] , [8] , [9] , [10] , [11] , [12] . However, high-performance FPGAs and ASICs are very expensive and are nonaffordable by most researchers. Such hardware solutions also cost a long time to develop. In addition, the hardware control and interconnection frame are always associated with a specific LDPC code. If one parameter of an LDPC code/decoder changes, the corresponding hardware design has to be changed accordingly, rendering the hardware-based solutions nonflexible and nonscalable.
Recently, graphics processing units (GPUs) used to process graphics only have been applied to support general purpose computations [13] . In fact, GPUs are highly parallel structures with many processing units. They support floating point arithmetics and can hence conduct computations with the same precision as CPUs. GPUs are particularly efficient in carrying out the same operations to a large amount of (different) data. Compared with modern CPUs, GPUs can also provide much higher data parallelism and bandwidth. Consequently, GPUs can provide a cheap, flexible, and efficient solution of simulating an LDPC decoder. Potentially, the simulation time can be reduced from months to weeks or days when GPUs, instead of CPUs, are used. In addition, the GPU programming codes can be reused without much modification should more advanced GPUs be produced by manufacturers.
In [14] , [15] , a compressed parity-check matrix has been proposed to store the indices of the passing messages in a cyclic or quasi-cyclic LDPC code. Further, the matrix is stored in the constant cache memory on the GPU for fast access. The messages are stored in a compressed manner such that the global memory can be accessed in a coalesced way frequently. However, the coalesced memory access occurs only during the data-read process and is not always guaranteed due to a lack of data alignment. In [13] , [16] , [17] , the sum-product LDPC decoder and the min-sum decoder have been implemented with GPUs. Moreover, by combining 16 fixed-point 8-bit data to form one 128-bit data, the LDPC decoder in [13] decodes 16 codewords simultaneously and achieves a high throughput. Although the method in [13] allows coalesced memory access in either the read or write process, coalesced memory access in both the read and write processes is yet to be achieved.
Furthermore, the LDPC convolutional codes (LDPCCCs), first proposed in [18] , have been shown to achieve a better error performance than the LDPC block-code counterpart of similar decoding complexity. There are many features of LDPCCC that make it suitable for real applications. First, the LDPCCC inherits the structure of the convolutional code, which allows continuous encoding and decoding of variable-length codes. Thus, the transmission of codewords with varying code length is possible. Second, the LDPCCC adopts a pipelined decoding architecture-in the iterative decoding procedure, each iteration is processed by a separate processor and the procedure can be performed in parallel. So a high-throughput decoder architecture is possible. In [19] , [20] , the concepts and realization of highly parallelized decoder architectures have been presented and discussed. To the author's best knowledge, there is not any GPU-based implementation of the LDPCCC decoder yet. The reason may lie in the complexity structure of the LDPCCC compared to the LDPC block code, particularly the random time-varying LDPCCC.
As will be discussed in this paper, an LDPCCC derived from a well-designed QC-LDPC code possesses not only the good BER performance, but also the regular structure that results in many advantages in practical implementations. Due to the structure inherited from the QC-LDPC code, the LDPCCC decoder enables an efficient and compact memory storage of the messages with a simple address controller.
In this paper, we develop flexible and highly parallel GPU-based decoders for the LDPC codes. We improve the efficiency by making 1) the threads of a warp follow the same execution path (except when deciding whether a bit is a "0" or a "1") and 2) the memory accessed by a warp be of a certain size and be aligned. The results show that the decoders based on the GPUs achieve remarkable speedup improvement-more than 100 times faster than the serial CPU-based decoder.
We also develop a GPU-based decoder for the LDPC convolutional codes. We propose a decoder architecture for LDPCCC derived from QC-LDPC block code. By taking advantage of the homogeneous operations of the pipeline processors, we compress the index information of different processors into one lookup table. Combined with an efficient thread layout, the decoder is optimized in terms of thread execution and memory access. Simulation results show that compared with the serial CPU-based decoder, the GPU-based one can achieve as many as 200 times speedup. The GPU-based decoder, moreover, outperforms a quadcore CPU-based decoder by almost 40 times in terms of simulation time.
REVIEW OF LDPC CODES AND LDPC CONVOLUTIONAL CODES

Structure of LDPC Codes and QC-LDPC Codes
A binary ðN; KÞ LDPC code is a linear block code specified by a sparse M Â N parity-check matrix H, where
The equality holds when H is full rank.
The H matrix contains mostly 0s and relatively a small number of 1s. Such a sparsity structure is the key characteristic that guarantees good performance of LDPC codes. A regular LDPC code is a linear block code with H containing a constant number w c of 1s in each column and a constant number w r of 1s in each row. Moreover, w r and w c satisfy the equation w r ¼ w c Â N M . Otherwise, the code is defined as an irregular LDPC code.
A bipartite graph called Tanner graph [21] can be used to represent the codes and to visualize the messagepassing algorithm. In the Appendix, which can be found on the Computer Society Digital Library at http:// doi.ieeecomputersociety.org/10.1109/TPDS.2013.52, Fig. 6 shows the underlying Tanner graph of the H in (6) . The N upper nodes are called the message nodes or the variable nodes, and the M nodes in the lower part of Fig. 6 are called the check nodes. An edge in the Tanner graph represents the adjacency of the variable node i and the check node j. It corresponds to a nonzero ði; jÞth entry in the H matrix.
QC-LDPC codes form a subclass of LDPC codes with the parity-check matrix consisting of circulant permutation matrices [22] , [23] . The parity-check matrix of a regular ðJ; LÞ QC-LDPC code is represented by
where J denotes the number of block rows, L is the number of block columns, P is the identity matrix of size p Â p, and P a j;l (1 j J; 1 l L) is a circulant matrix formed by shifting the columns of P cyclically to the right a j;l times with a j;l s being nonnegative integers less than p. The code rate R of H is lower bounded by R ! 1 À J=L. If one or more of the submatrix(matrices) is/are substituted by the zero matrix rendering nonuniform distributions of the check-node degrees or variable-node degrees, the QC-LDPC code becomes an irregular code.
Belief Propagation Decoding Algorithm for LPDC Codes
LDPC codes are most commonly decoded using the BP algorithm [24] , [25] . Referring to the Tanner graph shown in Fig. 6 in the Appendix, available in the online supplemental material, the variable nodes and the check nodes exchange soft messages iteratively based on the connections and according to a two-phase schedule. Given a binary (N, K) LDPC code with a parity-check matrix H, we define C as the set of binary codewords c that satisfy the equation cH T ¼ 0. At the transmitter side, a binary codeword c ¼ ðc 0 ; c 1 ; . . . ; c NÀ1 Þ is mapped into the sequence x ¼ ðx 0 ; x 1 ; . . . ; x NÀ1 Þ according to x n ¼ 1 À 2c n . We assume that x is then transmitted over an additive white Gaussian noise (AWGN) channel and the received signal vector is then given by y ¼ ðy 0 ; y 1 ; . . . ; y NÀ1 Þ ¼ x þ g, where g ¼ ðg 0 ; g 1 ; . . . ; g NÀ1 Þ consists of independent Gaussian random variables with zero mean and variance 2 ¼ N 0 =2. Let n be the initial log-likelihood ratio (LLR) that the variable node n is a "0" to that it is a "1", i.e., n ¼ ln
Initially, n is calculated by n ¼ ð4=N 0 Þ Á y n ¼ 2yn 2 [26] . Define N ðmÞ as the set of variable nodes that participate in check node m and MðnÞ as the set of check nodes connected to variable node n. At iteration l, let ðlÞ mn be the LLR messages passed from variable node n to check node m; ðlÞ mn be the LLR messages passed from check node m to variable node n; and ðlÞ n be the a posteriori LLR of variable node n. Then, the standard BP algorithm can be described in Algorithm 1 in the Appendix, available in the online supplemental material, [2] , [27] .
Note that the decoding algorithm consists of four main procedures: initialization, horizontal step, vertical step, and making hard decisions. For each of these procedures, multiple threads can be used in executing the computations in parallel, and all the threads will follow the same instructions with no divergence occurring, except when making hard decisions.
Structure of LDPC Convolutional Codes
A (time-varying) semi-infinite LDPC convolutional code can be represented by its parity check matrix in (3). If H i ðtÞ are full rank for all time instant t, the matrix H in (3) defines a rate R ¼ b=c convolutional code ignoring the irregularity at the beginning. 
Deriving LDPC Convolutional Codes from QC-LDPC Block Codes
There are several methods to construct LDPC convolutional codes from LDPC block codes. One method is to derive time-varying LDPCCC by unwrapping randomly constructed LDPC block codes [18] and another is by unwrapping the QC-LDPC codes [28] , [29] . We consider a construction method by unwrapping a class of QC-LDPC block code. Details of the method are shown in the Appendix, available in the online supplemental material.
Example 1. Consider a QC-LDPC code with four block rows and 24 block columns, i.e., J ¼ 4 and L ¼ 24. It is first divided into 4 Â 4 equally sized subblocks, 1 i.e., Ã ¼ 4. Then, the parity-check matrix of LDPCCC is derived. The construction process is shown in Fig. 1 .
Decoding Algorithm for LDPCCC
In H ½0;1 , two different variable nodes connected to the same check node cannot be distant from each other more than m s time units. This allows a decoding window that operates on a fixed number of nodes at one time. Since any two variable nodes that are at least m s þ 1 units apart can be decoded independently, parallel implementation is feasible. The LDPCCC can, therefore, be decoded with pipelined BP decoding algorithm [18] . Specifically, for a maximum iteration number of I, I independent processors will be employed working on different variable nodes corresponding to different time. In each processor, the variable nodes and the check nodes exchange soft messages iteratively based on the connections and according to a two-phase schedule. Fig. 2 shows a decoder on the Tanner graph. It is based on the LDPCCC structure shown in Example 1. The code has a rate of R ¼ 5=6 and a syndrome former memory of m s ¼ 3. We refer the c incoming variable nodes (bits) as a frame. Note that every c bits form a frame and every m s þ 1 frames are involved in the same constraints. The I processors can operate concurrently. At every iteration, every processor first updates the ðc À bÞ neighboring check nodes of the c variable nodes that just come into this processor. Then, every processor will update the c variables which are leaving this processor. 2 ¼ N 0 =2. Using the same notation as in Section 2.2, the pipelined BP decoding algorithm applying to LDPCCC is illustrated in Algorithm 2 in the Appendix, available in the online supplemental material. Same as the LDPC decoding algorithm, the LDPCCC decoding algorithm consists of four main procedures: initialization, horizontal step, vertical step, and making hard decisions. Moreover, for each of these procedures, multiple threads can be used in executing the computations in parallel and all the threads will follow the same instructions with no divergence occurring, except when making hard decisions.
IMPLEMENTATION OF DECODERS FOR LDPC
CODES AND LDPCCCs
GPU-Based LDPC Decoder
(Please refer to the Appendix, available in the online supplemental material, for a brief description of graphics processing unit and CUDA programming.) We implement our decoders using the standard BP decoding algorithm. According to the CUDA programming model, the granularity of a thread execution and a coalesced memory access is a warp. Full efficiency is realized when all threads in a warp take the same execution path and the coalesced memory access requirement is satisfied. Thus, we propose to decode À codewords simultaneously, where À is an integer multiple of a warp (i.e., multiple of 32). For each decoding cycle, À codewords will be input, decoded, and output together and in parallel.
Recall that an LDPC code can be represented by its parity-check matrix or a Tanner graph. A nonzero element in the parity-check matrix corresponds to an edge in the Tanner graph.
In the LDPC decoder, messages are bound to the edges in the Tanner graph (or the 1s in the parity-check matrix H). So we store the messages according to the positions of 1s. Besides, the channel messages corresponding to the variable nodes are required. To reuse the notation, we denote the data structure storing the messages between the variable nodes and the check nodes as H while the data structure storing the channel messages as V. The difficulty of the CUDA memory arrangement lies on the fact that for practical LDPC codes with good performance, the positions of the 1s are scattered in the parity-check matrix.
First, in the BP decoding procedure, although there are two kinds of messages, namely, the variable-to-check messages and the check-to-variable messages, at every step of the iteration, only one kind of message is needed to be 
-node updating step, only the variable-to-check messages s are stored in the H. Second, in our new decoder architecture, À (À is a multiple of a warp) codewords are decoded together and hence the messages of À codewords are also processed together. We number the distinct codewords as 0; 1; . . . ; À À 1 and we use the same notations for the messages as before, i.e., mn ðÞ is the message from variable node n to check node m corresponding to the th codeword and mn ðÞ is the message from check node m to variable node n corresponding to the th codeword. Since all the À codewords messages share the same Tanner graph, messages of the À distinct codewords corresponding to the same edge can be grouped into one package and stored linearly. Let p mn denote the package corresponding to the edge connecting variable node n and check node m. Then, in package p mn , mn ð0Þ; mn ð1Þ; . . . ; mn ðÀ À 1Þ or mn ð0Þ; mn ð1Þ; . . . ; mn ðÀ À 1Þ are stored contiguously. This is shown in Fig. 8 in the Appendix, available in the online supplemental material. Different packages p mn s are aligned linearly according to their corresponding positions in the parity-check matrix-rowby-row, and left to right for each row. That implies the messages associated with one check node are stored contiguously.
Remark. To be consistent with the use of memory locations in computer programming, all the indices of the data structures in this paper starts from 0.
The advantage of this arrangement is obvious. Since À is a multiple of 32, the memory segment for every package is naturally aligned when the data type belongs to one of the required data types (i.e., with word size of 1-, 2-, 4-, or 8-byte). In addition, the structure of the parity-check matrix H is shared by the À codewords. As these À data elements are processed together, they can be accessed by À contiguous threads and hence the global memory is always accessed in a coalesced way. We also ensure that the threads within a warp always follow the same execution path with no divergence occurring (except when making hard decisions on the received bits). Then, both the memory access and the thread execution are optimal and efficient.
We also need to store the details of the parity-check matrix. Two lookup tables denoted by LUT c and LUT v will be kept. LUT c is used in the check-node updating process and LUT v is used in the variable-node updating process. The two tables store the indices of the data accessed in the two updating processes and both are 2D. The first dimension is to distinguish different check nodes, i.e., LUT c ½m is associated with the mth check node or the mth row. Each LUT c ½m records the indices of the messages related to the mth check node. The two lookup tables are shared by all À codewords. An example is illustrated in the Appendix, available in the online supplemental material. The LUT c and LUT v lookup tables are stored in the constant or texture memory in the CUDA device so as to be cached to reduce the access time.
A separate thread is assigned to process each check node or each variable node in the updating kernel. Hence, À threads can be assigned to process the data of À codewords simultaneously. So, a 2D thread hierarchy is launched. The first dimension is for identifying the different codewords, while the second dimension is for processing different check nodes or variable nodes. The thread layout is illustrated in Fig. 3 . For each thread block, we allocate À threads in the threadIdx.x dimension, 2 and BL y threads in the threadIdx.y dimension. Each thread block contains BL y Â À threads, which should be within the thread block size limit (1,024 for the current device). The total number of thread blocks is determined by the number of check nodes M or the number of variable nodes N. We denote BL y in the check-node updating kernel as BL y;cnu and the one in the variable-node updating kernel as BL y;vnu . Then, the numbers of thread blocks are given by dM=BL y;cnu e and dN=BL y;vnu e, respectively. In Fig. 3 , the threads marked by the vertical rectangular are processing the same codeword.
(See the Appendix, available in the online supplemental material, on the selection of the size of the thread block.)
GPU-Based LDPCCC Decoder
The decoding algorithm and the pipelined LDPCCC decoder architecture have been introduced in Section 2.5. The LDPCCCs studied in our work are derived from QC-LDPC codes as described in Section 2.4. So our LDPCCC decoder is confined to the LDPCCCs with the parity-check matrix H ½0;1 of this kind of structure.
Data Structure
The LDPC convolutional codes are decoded continuously. We will thus refer to an LDPCC code sequence v ½0;1 ¼ ½v 0 ; v 1 ; . . . ; v 1 as a code stream and v i , i ¼ 0; 1; . . . ; 1 as a Fig. 3 . Two-dimensional thread layout of the check-node/variable-node updating kernel.
2. In CUDA, threads are linear in the threadIdx.x dimension.
code frame or variable frame. A code stream is constrained with the parity-check matrix H ½0;1 by
The parity-check matrix of the LDPCCC is shown in Fig. 4 . It is seen that the check nodes are grouped into layers. Each variable-node frame is connected to m s þ 1 (4 here) check layers in the parity-check matrix. Let c denote the size of v i , i ¼ 0; 1; . . . ; 1 and c À b denote the size of each check layer. Thus, the code rate is b=c. We will use the same notations as in Section 2.4. The LDPCCC is derived from a ðJ; LÞ QC-LDPC base code H QC which has J Â L submatrices and the size of each submatrix is p Â p. H QC is first divided into Ã Â Ã subblocks 3 (Ã ¼ 4 in Fig. 4 ) and each subblock contains several submatrices. We have c ¼ L=Ã Â p and c À b ¼ J=Ã Â p. Referring to Section 2.4, we denote the unwrapped paritycheck matrix of the QC-LDPC code as
The H ½0;1 of the derived LDPCCC is a repetition of H base . Denoting the number of edges in H base by E, we have
In designing the LDPCCC decoder, the first thing to consider is the amount of memory required to store the messages. Like the LDPC decoder, we store the messages according to the edges in the parity-check matrix. Let I denote the number of iterations in the LDPCCC decoding. Then I processors are required in the pipelined decoder. Although the parity-check matrix of the LDPCCC is semiinfinite, the decoder only needs to allocate memory for I processors. Hence, the total size of the memory required for storing the messages passing between the variable nodes and check nodes is I Â E units. And the total size of the memory required for storing these channel messages is I Â c.
Next, we will describe the hierarchical data structure for the LDPCCC decoder memory space. To reuse the notation, we use H to denote the memory space for the messages on the edges and V to denote the memory space for the channel messages. Referring to Fig. 5 , the H is a multidimensional array with two hierarchies. First, we divide the entire memory space into I groups corresponding to the I processors, and we use the first hierarchy of H as the data structure for each group. That is, H½i, i ¼ 0; 1; . . . ; I À 1 denote the data structure for the I processors, respectively. Second, recall that the parity-check matrix in Fig. 4 is derived from H base which is divided into 16 nonzero subblocks and each subblock has a size of ðpJ=ÃÞ Â ðpL=ÃÞ. Thus, in each group, H½i is also divided into 16 subblocks, denoted by the second hierarchy of H, namely, H½i½j, where j ¼ 0; 1; . . . ; 15. Every H½i½j stores the messages associated with one subblock. On the other hand, the memory for the channel messages is simpler: V½i, i ¼ 0; 1; . . . ; I Á ðm s þ 1Þ À 1 will be allocated. Finally, to optimize the thread execution and memory access, À LDPC convolutional code streams are decoded simultaneously, where À is a multiple of a warp. Thus, every À data are combined into one package and take up one memory unit.
An LDPCCC decoder uses the BP algorithm to update the check nodes and variable nodes. The BP decoding procedures are based on the parity-check matrix H ½0;1 . With the data structure to store the messages, the decoder also needs the structure information of H ½0;1 for understanding the connections between the check nodes and the variable nodes. This information can be used to calculate the index of the data being accessed during the updating. Due to the periodic property of the constructed LDPCCC, the structure of H base is shared by all the processors. We label the 16 subblocks in H base with the numbers 0; 1; . . . ; 15.
In addition, in the decoder, the I check-node layers or I variable-node frames being updated simultaneously in the I processors are separated by an interval of m s þ 1. Since H ½0;1 also has a period of T ¼ m s þ 1, at any time slot, the I processors require the same structure information in updating the check nodes or the variable nodes, as seen in Fig. 4 . The lookup tables used in check-node updating and variable-node updating are denoted as LUT c and LUT v , respectively. The two lookup tables will then store the labels of the subblocks in H base that are involved in the updating process. Besides, another lookup table LUT sub will be used to store the "shift numbers" 4 of the submatrices in each subblock.
Example 2. The LUT c and LUT v for the LDPCCC in Fig. 4 are
Decoding Procedures
Based on the discussion in Section 2.5, the detailed decoding procedures are shown in the Appendix, available in the online supplemental material.
Parallel Thread Hierarchy
As described in Section 3.2.1, the memory associated with each entry in the H matrix is a message package containing À messages from À code streams. So there is a straightforward mapping between the thread hierarchy and the data structure. In the check-node-updating kernel (or variableupdating-kernel), a 2D thread hierarchy of size I Á ðc À bÞ Â À (or I Á c Â À) is launched, where ðc À bÞ (or c) is mapped to the total number of check nodes (or variable nodes) being updated in I processors. The size of one of the dimensions (i.e., À) is mapped to the number of code streams. Like in LDPC decoder, À will be configured as the threadIdx.x dimension and ðc À bÞ (or c) will be the threadIdx.y dimension in the CUDA thread hierarchy. The À threads in the threadIdx.x dimension is contiguous and will access the À data in each message package for coalesced access.
CPU-Based LDPC and LDPCCC Decoders
We implement both the serial CPU-based LDPC decoder and LDPCCC decoder using the C language. As CPUs with multiple cores are very common nowadays, we further implement a multithread CPU-based LDPCCC decoder using OpenMP. OpenMP [30] is a portable, scalable programming interface for shared-memory parallel computers. It can be used to explicitly direct multithreaded, shared memory parallelism. A straightforward application of the OpenMP is to paralyze the intensive loop-based code with the #pragma omp parallel for directive. Then, the executing threads will be automatically allocated to different cores on a multicore CPU.
The horizontal step and the vertical step in Algorithm 2 involve intensive computing. On a single-core CPU, the updating of the different nodes are processed with a serial for loop. Since the updating of different nodes can be performed independent of one another, it is ideal to parallelize the for loop with the #pragma omp parallel for directive in the OpenMP execution on a multicore CPU. Hence, in our implementation, we issue multiple threads to both the updating of the check nodes (11) and the updating of the variable nodes (12) in the multithread CPU-based LDPCCC decoder.
RESULTS AND DISCUSSION
The Experimental Environment
The CPU being used is an Intel Xeon containing four cores. Moreover, it can handle up to eight threads at a time. The serial CPU-based decoders are developed using C and the multithreaded CPU-based LDPCCC decoder is developed using OpenMP. Note that for the serial CPU-based decoders, only one of the four cores in the CPU will be utilized. The GPU used in this paper is a GTX460 containing 336 cores and the GPU-based decoders are developed using CUDA C. Furthermore, in our simulations, 32 codewords are decoded simultaneously in the GPU decoders, i.e., À ¼ 32. Details of the CPU and GPU used in our simulations are presented in Table 1 . Table 2 Remark. Note that although QC-LDPC codes are adopted in the simulation, the new GPU-based LDPC decoder is able to decode other LDPC codes like randomlyconstructed regular or irregular codes. 
The Decoding Time Comparison
To optimize the speed and to minimize the data transfer between the CPU (host) and the GPU (device), we generate and process the data, including the codeword and the AWGN noise, directly on the GPU. After hard decisions have been made on the received bits, the number of error bits are counted at the GPU using a "reduce program." Subsequently, the number is transferred to the CPU. Since the data transfer occurs only at the end of the iterative decoding process, the transfer time (overhead) is very small (less than 2 percent) compared with time spent in the whole decoding process.
In the following, we fix the number of decoding iterations and the simulation terminates after 100 block/ frame errors are received. By recording the total number of blocks/frames decoded and the total time taken, 5 we can compute the average time taken to decode one block/frame.
LDPC Decoders
The GPU-based decoder and the serial CPU-based decoder are tested with 30 iterations at a E b =N 0 of 3.2 dB. Table 3 shows the number of transmitted codewords and the simulation times for different codes.
We consider the average time for decoding one codeword for the serial CPU-based decoder, i.e., t CPU . We observe that t CPU increases from Code A to Code D due to an increasing number of edges in the codeword. Further, we consider the average time for decoding one codeword for the GPU-based decoder, i.e., t GPU . Similar to the serial CPUbased decoder, t GPU increases from Code A to Code D.
Finally, we compare the simulation times of the serial CPU-based decoder and the GPU-based decoders by taking the ratio t CPU =t GPU . The results in Table 3 indicate that the GPU-based decoder accomplishes speedup improvements from 148 times to 162 times compared with the serial CPUbased decoder.
LDPCCC Decoders
We decode the LDPC convolutional codes A 0 to D 0 at a E b =N 0 of 3.1 dB with I ¼ 20. First, we show the average decoding times for Code A 0 and Code C 0 when different numbers of threads are used in the CPU-based decoders. The results are shown in Table 4 . The serial CPU-based decoder corresponds to the case with a single thread. We observe that the decoding time is approximately inversely proportional to the number of threads used-up to four threads. However, the time does not improve much when the number of threads increases to six or eight. The reason is as follows: The CPU being used has four cores, which can execute up to four tasks in fully parallel. Hence, compared with using a single thread, there is an almost four times improvement when four threads are used. As the number of threads increases beyond four, however, the tasks of the threads will be scheduled. But a maximum of four threads can be executed on the four processors at the same time. Consequently, further time improvement is small when more than four threads are used.
Next, we compare the decoding times of the LDPCCC decoders when GPU-based and CPU-based decoders are used to decode Code A 0 to Code D 0 . For the CPU-based decoders, we consider the cases where a single thread and eight threads are used, respectively. Table 5 shows the results. As explained above, limited by the number of cores (four only) in the CPU, the CPU-based decoder can only improve the speed by about 4 times even when the number of threads increases from one to eight. We also observe that compared with the serial CPU-based decoder, the GPUbased LDPCCC decoder can achieve 170 to 200 times speedup improvement. Compared with the eight-thread CPU-based decoder, the GPU-based LDPCCC decoder can also accomplish 39 to 46 times speedup improvement.
CONCLUSION
In this paper, efficient decoders for LDPC codes and LDPC convolutional codes based on the GPU parallel architecture are implemented. By using efficient data structure and thread layout, the thread divergence is minimized and the memory can be accessed in a coalesced way. All decoders are flexible and scalable. First, they can decode different They are also used to derive the LDPCCCs A 0 to D 0 .
5. In the case of the GPU-based decoders, the total time taken includes the GPU computation time, the time spent in transferring data between the CPU and GPU, and so on. However, as explained above, the GPU computation time dominates the total time while the overhead is very small. codes by changing the parameters. Hence, the programs need very little modification. Second, they should be run on the latest or even future generations of GPUs which possess more hardware resources. For example, if there are more cores/memory in the GPU, we can readily decode more codes, say À ¼ 64 codes as compared with À ¼ 32 codes used in this paper, at the same time. These are actually advantages of GPU parallel architecture compared to other parallel solutions including FPGA or VLSI. We will report our results in the future when we have the opportunity to run our proposed mechanism in other GPU families.
Compared with the traditional serial CPU-based decoders, results show that the proposed GPU-based decoders can achieve 100Â to 200Â speedup. The actual time depends on the particular codes being simulated. When compared with the eight-thread CPU-based decoder, the GPU-based decoder can also accomplish 39 to 46 times speedup improvement. Thus, the simulation time can be reduced from months to weeks or days when a GPU-based decoder is used. In summary, our results show that the proposed GPU-based LDPC/LDPCCC decoder has obvious advantages in the decoding time compared with CPUbased decoders. I ¼ 20 processors are used. C represents the total number of decoded frames, T denotes the total simulation time, and t is the average simulation time per frame. CPU À 1 and CPU À 8 denote the use of one thread and eight threads, respectively, in the CPU-based decoder.
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